One of the key points of success in high performance computation using an FPGA is the efficient usage of DSP slices and block RAMs in it. This paper presents a FDFM (Few DSP slices and Few block RAMs) processor core approach for implementing RSA encryption. In our approach, an efficient hardware algorithm for Chinese Remainder Theorem (CRT) based RSA decryption using Montgomery multiplication algorithm is implemented. Our hardware algorithm supporting up-to 2048-bit RSA decryption is designed to be implemented using one DSP slice, one block RAM and few logic blocks in the Xilinx Virtex-6 FPGA. The implementation results show that our RSA core for 1024-bit RSA decryption runs in 13.74ms. Quite surprisingly, the multiplier in the DSP slice used to compute Montgomery multiplication works in more than 95% clock cycles during the processing. Hence, our implementation is close to optimal in the sense that it has only less than 5% overhead in multiplication and no further improvement is possible as long as CRT-based Montgomery multiplication based algorithm is applied. We have also succeeded in implementing 320 RSA decryption cores in one Xilinx Virtex-6 FPGA XC6VLX240T-1 which work in parallel. The implemented parallel 320 RSA cores achieve 23.03 Mbits/s throughput for 1024-bit RSA decryption.
Introduction
An FPGA is a programmable logic device designed to be configured by the customer or designer by hardware description language after manufacturing. Since an FPGA chip maintains relative lower price and programmable features, it is widely used in those fields which need to update architecture or functions frequently such as communication and education. The most common FPGA architecture consists of an array of logic blocks, I/O pads, Block RAMs and routing channels. A recent trend has been to take the coarse-grained architectural approach a step further by combining the logic blocks and interconnects of traditional FPGAs with embedded microprocessors which broaden a growing range of other areas. Furthermore, embedded DSP blocks have integrated into an FPGA that makes a higher performance and a broader application. Tables) and Flip-Flops in the slices, various combinatorial circuits and sequential circuits can be implemented. The Virtex-6 FPGAs also have DSP48E1 slices equipped with a multiplier, adders, logic operators, etc. More specifically, as illustrated in Figure 2 , the DSP48E1 slice has a twoinput multiplier followed by multiplexers and a three-input adder/subtractor/accumulator. The DSP48E1 multiplier can perform multiplication of a 18-bit and a 25-bit two's complement numbers and produces one 48-bit two's complement production. Programmable pipelining of input operands, intermediate products, and accumulator outputs enhances throughput and improves the frequency. The DSP48E1 also has pipeline registers between operators to reduce the delay. The block RAM in the Virtex-6 FPGA is an embedded memory supporting synchronized read and write operations. In Virtex-6 FPGA, it can be configured as a 36k-bit dual-port block RAMs, FIFOs, or two 18k-bit dual-port RAMs. In our architecture, it is used as a 2k×18-bit dual-port RAM. RSA [17] is one of the most well known algorithms for public-key cryptography, which is suitable for encryption as well as digital signature. RSA is widely used in electronic commerce protocols, and is believed to be secure given sufficiently long keys such as 1024 bits or more. The RSA algorithm involves three steps: key generation, encryption and decryption. RSA involves a public key and a private key. Messages encrypted with the public key can only be decrypted using the private key. Let p and q be distinct prime numbers chosen uniformly at random with the same bit-length. Their product M = p × q is used as the modulus for both the public and private keys. We also select another prime number E, and compute the value D = E −1 mod [(p − 1)(q − 1)], where E −1 is the modular multiplicative inverse of E. We use a pair (E, M ) as a public key to be known everybody and to be use for encryption, and (D, M ) as a private key to be secret.
Given a plain text P expressed as a bit sequence corresponding to an integer smaller than M , the RSA encryption can be done by computing the cypher text C using a public key (E, M ) as follows:
The original plain text P can be recovered using a private key (D, M ) as follows:
Note that E can be usually short in bit-length, say 16 bits for efficient encryption. On the other hand, D becomes as long as the modulus M resulting in huge computing consumption. Thus, the computation of decryption defined by Equation 2 is much larger than that of encryption defined by Equation 1 . The main contribution of this paper is to accelerate the decryption using CRT-based decryption algorithm and implement it in the FPGA. The main contribution of this paper is to present a new approach that we call the FDFM (Few DSP slices and Few block RAMs) approach. The key idea of the FDFM approach is to use few DSP slices and few block RAMs to perform routine computation. Let us explain the FDFM approach using a simple example. Figure 3 (1) illustrates a hardware algorithm to compute the output of FIR (Finite Impulse Response)
A conventional approach implementing the FIR is to use four DSP slices as illustrated in Figure 3 (2) [20] . In this conventional approach the number of DPS blocks must be the same as that of multipliers in the hardware algorithm. On the other hand, as shown in Figure 3 Our FDFM approach has two advantages. First, even if the large main circuit occupies the most of hardware resources in the FPGA, we can implement a necessary hardware algorithm in the FPGA using remaining few hardware resources as illustrated in Figure 4 (1). Also, if enough hardware resources are available, we can implement multiple FDFM processor cores that work in parallel (Figure 4 (2) ). The resulting hardware implementation has maximum throughput by parallel computation. We can use the FPGA effectively by implementing FDFM cores in all the remaining hardware resources in the FPGA to obtain best possible performance. The conventional approach needs DSP slices proportional to the size of hardware algorithm (Figure 3 (1) ). Actually, hardware algorithms for RSA encryption/decryption and exhaustive verification of the Collatz conjecture have been implemented in the FPGA using the FDFM approach [4, 10] . Their implementation results are better than the conventional approach [15, 9] . In this paper, we propose an efficient hardware algorithm for Chinese Remainder Theorem (CRT) based RSA decryption with Montgomery multiplication algorithm using the FDFM approach to improve our previous work [4] . A single core for RSA decryption uses 1 DSP slice, 1 36k-bit block RAM, and a small quantity of logic blocks in an FPGA. It is noteworthy that this algorithm dose not only need few hardware resources, but also holds the scalability that from 64 bits to 2048 bits RSA decryption can be processed by the same circuit without any modification.
The CRT based RSA decryption algorithm is implemented in Xilinx Virtex-6 FPGA using only one DSP48E1 slice, one block RAM, and few of logic blocks (slices). The implementation results show that our RSA module for 1024-bit RSA decryption runs in 336.700MHz using 4625348 clock cycles, namely 13.737ms. Using our decryption method is based on the CRT, we have achieved approximately 3 times speedup comparing with direct decryption without CRT in our previous work [4] .
Our algorithm repeatedly uses a 17-bit multiplier in the DSP48E1 slice. Since the multiplier is used in more than 95% clock cycles over all clock cycles, our implementation is close to optimal in the sense that it has only less than 5% overhead and no further improvement is possible as long as Montgomery modular multiplication based algorithm is applied. We have also succeeded in implementing 320 RSA cores in one Xilinx Virtex-6 FPGA XC6VLX240T-1 which work in parallel. The implemented parallel 320 RSA cores achieve 23.03 Mbits/s throughput for 1024-bit RSA decryption. This paper is organized as follows: Section 2 shows related works that present RSA encryption/decryption methods. Section 3 presents Modular exponentiation algorithm that is a primary operation in RSA. In Section 4, we show an RSA decryption algorithm using Chinese Remainder Theorem. Section 5 presents a Montgomery modular multiplication circuit and a CRT based RSA decryption circuit with it. Also, we show an implementation of its multicore processor system. In Section 6, we evaluate the performance of our implementation of CRT based RSA decryption.
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Finally, Section 7 is a brief conclusion.
Related Works
This section shows related works that present RSA encryption/decryption methods.
Recently, many applications have employed GPUs (Graphics Processing Units) as real platforms to achieve an efficient acceleration. To accelerate the RSA encryption/decryption, several research used a GPU support [6, 8] . However, since the iteration of exponentiation in modular exponentiation is not suitable for GPU, the GPU implementations cannot compute RSA encryption/decryption efficiently. Also, Itoh et al. implemented RSA decryption on a DSP and achieved a performance of 11.7 ms for 1024-bit RSA decryption [11] . The DSP is an LSI chip for digital signal processing and it consists of 2 multipliers and 6 ALUs. Note that in this paper, we use a DSP as an embedded circuit in the FPGA. It is different from the DSP chip.
On the other hand, numerous methods with hardware have been developed. Großschädl proposed an algorithm for RSA decryption by Chinese Remainder Theorem which can half the length of operands and be implemented in a hardware core [7] . Our work carries forward with his algorithm a further step by implementing CRT-based RSA decryption on the FPGA. Also, there are several researches reported to implement modular exponentiation by Montgomery multiplication algorithm [14] . In [5] , the number of multiplications and additions, the times of memory access, and the size of memory necessary to compute Montgomery modular multiplication are evaluated by software implementation. McIvor et al. implemented and evaluated three algorithms shown in [5] on FPGAs [13] . Blum and Paar proposed a modular exponentiation hardware algorithm with a radix-2 Montgomery multiplication using systolic array [2] . Also, a radix-2 4 modular exponentiation circuit that is an extended method of the radix-2 circuit is proposed [3] . The circuits above are fixed for the length of operands. However, the following methods that are independent of the length of operands were proposed. Tenca et al. presented a radix-2 scalable Montgomery multiplication architecture [19] . This architecture uses fixed processing elements to deal with variable bit length of operands. Nakano et al. presented a radix-2 16 Montgomery multiplier and RSA encryption hardware algorithm using embedded block RAMs of an FPGA efficiently [16] . In the algorithm, they use a method to prevent a long carry delay in huge integer addition with redundant number system. Mazzeo et al. proposed a small RSA encryption circuit [12] . They compute Montgomery multiplication in Digit-Serial way using Radix-2. Suzuki proposed a high speed modular exponentiation circuit featuring a Xilinx FPGA which contains DSP slices with radix-2 17 [18] . Several DSP slices are used to achieve a high operation frequency. Alho et al. implemented the modular exponentiation using Altera FPGA with a single DSP slices in radix-2
18 [1] . In our previous work [4] , we have presented an RSA encryption hardware using one DSP slice and one block RAM. The implementation result shows that this hardware performs 1024-bit RSA encryption in 36.37ms in XC6VLX240T-1. The performance issues of above works will be discussed in Section 6.
Above literatures introduce methods to implement modular exponentiation in FPGAs using Montgomery multiplication featuring radix, device and scalability. In general, the computing time of RSA decryption is longer than that of RSA encryption because the size of decryption key is usually much larger than that of RSA encryption. To compute RSA encryption and decryption, all of them compute modular exponentiation directly. In this work, introducing CRT to our previous work [4] , we further accelerate RSA decryption. We have also implemented 320 cores in the single Xilinx Virtex-6 FPGA for parallel computation.
Modular Exponentiation
Modular exponentiation is a type of exponentiation performed over a modulus and is the primary operation in RSA. RSA encryption and decryption is given by Equation 1 and Equation 2 which are the typical modular exponentiation. In RSA, (E, M ) and (D, M ) are encryption and decryption keys. During the processing, modular exponentiation is repeated by modular multiplication with fixed E, D and M . Usually, the bit-length of P , C, D and M is at least 1024 which leads to a huge cost in terms of time and hardware resources. In the most of literatures, Montgomery multiplication algorithm [14] is used as the most efficient algorithm for this problem, which replaces trial division by a series of additions and shift operations that modulo operation is not necessary any more.
Montgomery Multiplication Algorithm
Montgomery multiplication algorithm [14] , introduced in 1985 by Peter Montgomery, allows modular arithmetic to be performed efficiently when the modulus is large. Suppose X × Y mod M is required. This formula implies modular reduction which is very expensive computationally equivalent to dividing two numbers. The Montgomery algorithm is used to compute this formula in much more efficient way than the classical method of taking a product over the integers and reducing the result modulus M .
In the Montgomery algorithm, three R-bit numbers X, Y , and M are given, and (
where an integer q is selected such that the least significant R bits of X · Y + q · M can become zero. The value of q can be computed as follows. Let (−M −1 ) denote the minimum non-negative number such that
, 0] will become zero. For reader's benefit, we will confirm this fact using an example. Suppose X = 10010011(147), Y = 01011100(92), M = 11111011(251), and R = 8. We have the product X ·Y = 011010011010100(13524). Next, we need to select an integer q such that the least significant R bits of X ·Y +q ·M becomes zero. In this case,
Then the product q·M = 1100000000101100(49196) and the sum X ·Y +q· M = 1111010100000000(62720) could be obtained. Now, we have ( Since
Let us see how Montgomery modular multiplication is used to compute C = P E mod M . Assume that E is a power of two. Since R and M are fixed, we again assume that 2 2R mod M is computed beforehand. We first compute P · (2 2R mod M ) · 2 R mod M = P · 2 R mod M using the Montgomery modular multiplication. We then compute the square (P ·2
It should be clear that, by repeating the square computation using the Montgomery modular multiplication, we have P E · 2 R mod M . At last, we input 1 and the previous result, that
Algorithm 2 shows the modular exponentiation using Algorithm 1, where |E| represents the bit length of E. Inputs 2 2dr mod M and −M −1 are given beforehand. To use Montgomery modular multiplication, C and P are converted from 1 and P in the 1st line and the 2nd line, respectively. The portion underlined in Algorithm 2 can be computed by Montgomery multiplication of Algorithm 1.
CRT-based RSA decryption
The complexity of the RSA decryption defined in Equation 2 directly depends on the size of D and M . The decryption exponent D specifies the numbers of repeated modular multiplications and the modulus M determines the size of the intermediate results. Chinese Remainder Theorem (CRT) provides a method to reduce the size of both D and M so that the complexity of the RSA decryption can be reduced.
Theorem 1 (Chinese Remainder Theorem)
Let n 1 , n 2 , ..., n k be k positive integers which are pairwise coprime. For any given set of integers x 1 , x 2 , ..., x k , there exists an integer x solving the system of simultaneous congruences:
. . .
has a simultaneous solution which is unique modulo n 1 n 2 . . . n k and any two solutions are congruent to one another. Furthermore there exists exactly one solution x between 0 and n − 1.
Note that the theorem implies that there is a unique solution. However, it does not say how we obtain the value of x. The solution can be obtained by a method known as Gauss's algorithm as
We have,
From the Fermat's Little Theorem, we have N
ni−1 i
(mod n i ) = 1. Thus, d i can be easily computed by the following formula:
(mod n i ). We use Equation 3 for k = 2 to perform RSA decryption defined in Equation 2. Since M = pq and the Chinese Remainder Theorem, the value of P can be computed by the following two equations:
where
Once we have the values of P q and D q , we can compute the value of P by Equation 3 by the following formula:
Note that D p , D q , Z p and Z q can be precomputed, because their values are independent of the value of P . In summary, the following steps can perform the RSA decryption, that is, can compute the plain text P from the cypher text C.
CRT-based RSA decryption
Step 1: Compute C p = C mod p and C q = C mod q.
Step 2:
Step 3:
Step 4: Compute the sum
Let us briefly compare the computational costs of the direct RSA decryption by Equation 2 and the CRT-based RSA decryption. Suppose that both p and q has R/2 bits, and thus, M has R bits. Then, the decryption key and the cypher text C can have R bits. We assume that the computational cost of Equation 2 is R 3 , and roughly evaluate the computational cost of the CRT-based RSA decryption. Since in the CRT-based RSA decryption, the cost of Step 2 is dominant, we ignore the other steps. Since all of the p, C p and D p has R/2 bits, the computational cost of P p is R 3 /8. Similarly, that of P q is also R 3 /8. Thus, the total cost of Step 2 is R 3 /4. Consequently, the CRT-based RSA decryption can reduce the computational cost by quarter.
Implementation on the FPGA
This section mainly shows a Montgomery modular multiplication circuit and a CRT based RSA decryption circuit with it. In our hardware algorithm, we use an embedded DSP slice and a block RAM in Xilinx FPGA. Also, we introduce an implementation of its multicore processor system.
Our Montgomery Modular Multiplication Algorithm
Algorithm 3 shows our hardware algorithm of Montgomery multiplication. Let {A : B} denote a concatenation of A and B. For example, {A : B} = (F F EC) 16 for A = (F F ) 16 and B = (EC) 16 . Algorithm 3 is an improved algorithm from Algorithm 1 introduced in Section 3.1. Our circuit performs radix-2 17 based algorithm to match the size of inner multiplier in DSP48E1. Let R denote the size of Montgomery multiplier operands X, Y , and M , then d = R/17 is the number of digits of the operands. If 17d ≥ R + 3, the subtraction shown in the 6th line of Algorithm 1 can be ignored. If at least 3-bit 0 is padded to the most significant bits of the highest digit as the redundancy, we can guarantee such condition is satisfied. Due to the stringent page limitation, the proof is omitted. Furthermore, M ≥ C is always satisfied in the modular exponentiation shown in Algorithm 2. In the practical, the size of operands is radix-2 numbers such as 512-bit, 1024-bit, 2048-bit, and 4096-bit. For the radix-2 17 system, the condition 17d ≥ R + 3 is just satisfied. If the condition is not satisfied, we can append one redundant digit at the highest digit. Thus our hardware Montgomery algorithm does not perform the reduction at last.
Algorithm 3 is a radix-2 17 digit serial Montgomery algorithm from Algorithm 1. In other words, each 17 bits, as 1 digit, is processed every clock cycle. For this reason, the operands X, Y , M , and S i are split into 17-bit digits X j , Y j , M j , and S (i,j) , respectively. The loop from the 2nd to 11th lines of Algorithm 3 corresponds to the 2nd to 5th lines of Algorithm 1. Comparing the two algorithms,
r of the 4th line of Algorithm 1 corresponds to the digit serial processing by 4th to 10th lines of Algorithm 3. While C α , C β , C γ , and C S are carries and they are added at the next loop. In the algorithm, C α and C β are 17-bit carries for 17-bit MACC, and C γ and C S are 1-bit carries for 17-bit addition. For example, at the 6th line a product of X j and Y i , and an addition of the product and C α are computed. The resulting upper 17-bit denotes a carry C α which can be added at next loop. While the lower 17-bit of result is α which is used at the 8th and 9th lines. These carries in our algorithm appear in both the 17-bit MACC and the 17-bit adder to prevent a long carry chain that causes circuit delay.
-Algorithm 3: Our Montgomery Algorithmradix-2
{C S : S (i+1,j−1) } ← γ + S (i,j) + C S 10. end for 11. end for Figure 5 shows the architecture of Montgomery multiplier using Algorithm 3. The inputs of Montgomery multiplier are supplied from a block RAM and registers of CRT based RSA decryption circuit. Given the inputs, the operations of Algorithm 3 are executed by the MACC composed with one DSP48E1 and one adder composed with CLBs.
Architecture of Montgomery Multiplier
The computations of the 3rd, 6th and 7th lines are executed with the DSP48E1. In order to obtain q in the 3rd line,
The number of clock cycles necessary to compute q is 6. In the 6th line, 17-bit multiplication X j · Y i is computed and the carry C α for the digit is added at the same time. The production and the addition are computed using the DSP48E1. After that, the lower 17-bit of the result will be added in the following adder composed by CLB. On the other hand, the upper 17-bit of the result is stored as a carry into the pipeline register and added at the next clock. The 7th line q · M j + C β is computed as the same as the 6th line using DSP48E1. The sums of products of the 6th and 7th lines in Algorithm 3 are computed by alternate input of X j , Y i and M j , q. Since the carries are stored to the pipeline registers in the DSP48E1, our circuit is able to be performed efficiently.
The adder, that is composed by CLBs, following the DSP48E1 computes α + β + C γ and γ + S (i,j) + C S of the 8th and 9th lines in the Algorithm 3. Since C γ and C S are 1-bit carries, they can be computed by a two-input 17-bit adder. The operands S (i,j) come from the block RAM, α and β come from DSP48E1, and γ is a feedback of α + β + C γ . The most significant bit of the output is Figure 5 : Structure of our Montgomery multiplier a feedback to the adder as carries C S and C γ . Also, the lower 17-bit of the output is a feedback to the adder, while at the same time S (i+1,j−1) is stored into the block RAM. These can be computed using registers and multiplexers as shown in Figure 5 .
Necessary Clock Cycles of Our Montgomery Algorithm
In our algorithm, based on the radix-2 17 number system, R-bit operands are split into d = R/17 blocks. Let MM mul denote the number of clock cycles to compute the Montgomery multiplication. In [5] , the number is computed by the following equation:
The equation means that d 2 multiplications are necessary to compute X · Y and q · M , and d multiplications are needed to obtain q.
On the other hand, the number of clock cycles MM clk of our Montgomery algorithm is computed by Equation 8 .
It shows that from the 5th to the 10th lines of Algorithm 3, (d + 1) · 2 + 6 cycles are necessary for the loop, and d cycles are needed for the loop from the 2nd to the 11th lines. Also, in order to complete the computation of modular exponentiation, another 4 cycles are necessary. Figure 6 shows the utilization rate of the multiplier in our proposed algorithm. From this figure, when the size of operands R is larger than 500-bit, the utilization rate is more than 90%. Also, if the size of operands is 1024-bit and 2048-bit, the utilization rate is more than 95% and 97%, respectively. Since the size of operands should be large in practice, our proposed algorithm is optimal for a single DSP48E1 slice. 
Our CRT based RSA decryption circuit

Architecture of CRT based RSA decryption circuit
Recall that there are 4 steps to compute CRT based RSA decryption. In Step 1, Step 2, and Step 3, two independent but same computations can be performed, respectively. More specifically, in
Step 1,
mod p, and in Step 3, S p = P p Z p mod M and S p = P p Z p mod M can be computed in parallel, respectively. However, to reduce the cost of the hardware resource, we process them in serial. In other words, we serially compute C p , C q , P p , P q , S p , and S q in our CRT based decryption circuit. Also, in Step 4, it is easy to obtain the final result P only by adding S p and S q together.
We just discuss one of the procedures in the following paragraphs and assume the modulus M is 1024 bits. The other is totally the same. In Step 1, C p = C mod p is computed. In the case of 1024-bit RSA, C is 1024 bits while C p is 512 bits on the assumption that the size of p is 512 bits. We first input C and R p 2 mod p into Montgomery multiplier introduced in Section 5.1.1 to get an intermediate result, where R p represents the integer 2 bitlength(p) which is computed beforehand. Next the intermediate result and 1 (padding to 512 bits with all 0 in the significant bits) are input to correct the result.
Step 2 is a typical modular exponentiation. We compute it by Algorithm 2. Note that in this step, all the operands are 512 bits if the size of modulus M is 1024 bits.
Step 3 is a single Montgomery multiplication as the same as Step 1. We also first input P p with R 2 mod M which is compute beforehand. Next we compute S p = P p Z p mod M by input intermediate result with Z p . At last, again the intermediate result and 1(padding to 512 bit with all 0 in the significant bits) are input to get the final result. In Step 3, we compute a reduction that the production of a 512-bit operand and a 1024-bit operand with a 1024-bit modulus.
Note that the sizes of operands in each step are different. In our Montgomery multiplier shown in Figure 5 , if the size of input Y equals to the size of modulus, we can guarantee that the computation is correct.
In our CRT based RSA decryption circuit, we use only one DSP slice and one block RAM. The circuit contains two controllers. One is used for Montgomery algorithm and the other is used for the state machine and deciding the address between DSP slice and block RAM. The block diagram of our CRT based decryption circuit is shown in Figure 7 .
The size of a single block RAM in Virtex-6 is 36k bits. In order to reduce the hardware resource cost, only one block RAM is used in our circuit. The 36k-bit block RAM is split to 2 sub-blocks as shown in Figure 8 . The upper one is used to store the plain text, cypher text, encryption parameters as well as intermediate results, and thus furthermore split to smaller blocks with each size in 128×18 bits. Our circuit is a decryption circuit, while we also use the circuit as encryption. Thus we have reserved a space for encryption. The lower space of the block RAM is also split to several parts to store CRT based parameters, intermediate result and decrypted text. Since in our CRT based circuit, the size of operands is half, the size of the lower sub-block is half compared with upper sub-blocks, that is 64 × 18 bits.
Note that our algorithm is radix-17 based data, which means that we split operands into every 17 bits. However, the width of our block RAM is 18 bits. The most significant bit of each data is used as a flag bit to indicate the end 17 bits of the input sequence. It means if a flag bit is equal to 1, all 17-bit blocks of the operand has been input to the Montgomery multiplier. Since every sub-block is 64 × 18 bits, our circuit supports RSA decryption from 17 bits to 2176 (64 × 17 × 2) bits without any modification. Therefore, our circuit can be said scalable.
Necessary clock cycles of CRT based RSA decryption
The number of necessary clock cycles of a single Montgomery multiplication can be computed by Equation 8 . Note that this equation is for the ordinary Montgomery multiplication whose size of 2 inputs X, Y and modulus M is the same. However, in our CRT based RSA decryption, the size of operands is different since the number of digits d for X and Y is different. We modify Equation 8 to be fit for our algorithm as following,
where d 
Multicore System
We have implemented a multicore system that contains many processor cores of the FDFM approach that works in parallel. Figure 9 shows the structure of our multicore system that has 320 cores. Since the number of cores is large, if a common data bus is used to connect to each core, a large and complicated multiplexer is necessary. It causes the decrease of the frequency of the circuit. Therefore, in our system, shift registers are used instead of a data bus. Each shift register consists of a 1-bit send/receive flag, a 9-bit core ID, an 11-bit address, and an 18-bit send/receive data. The value stored in each shift register is moved from left to right in every clock cycle. To send an 18-bit data d to address a of the block RAM in core p, 0(send), p, a, and d are input to the leftmost shift register. After p clock cycles, these values are moved to core p, and d is stored to address a. On the other hand, to receive an 18-bit data d from address a of the block RAM in core p, 1(receive), p, a, and d are input to the leftmost shift register. After p clock cycles, these values are moved to core p, and d stored in address a is output to the shift register. The data is moved to output port through the shift registers. Since shift registers are used, 18-bit data can be supplied in every clock cycle. Therefore, it takes 320 × d 1 clock cycles necessary to store all input data. From Equation 10, compared with the number of clock cycles to compute RSA decryption, the number of the clock cycles is small enough. Figure 9 : Structure of the multicore system 
Experimental Result and Discussion
The proposed CRT based RSA decryption circuit is implemented and evaluated on the Xilinx Virtex-6 FPGA XC6VLX240T-1, programmed by hardware description language Verilog HDL and synthesized by Xilinx ISE Foundation 13.1. Table 1 shows the synthesized result in the Virtex-6 and lists the resource costs for single core and multicore systems. According the table, the size of the single core system is quite small. Also, the frequency of the multicore system is almost same as that of the single core system. In general, if the size of circuit is large, the frequency is decreased. However, our processing core is very compact and each core is connected by shift registers as shown in Figure 9 . Therefore, although the size of circuit is increased, the frequency of the multicore system is not decreased. Table 2 shows the necessary clock cycles and execution time in the worst case from 64-bit to 2048-bit CRT based RSA decryption. The execution time is computed by Equation 10 and Table 2 . Any size of operands less than 2176-bit can be executed in the same circuit without any modification. Our CRT based RSA decryption circuit can process 1024-bit RSA decryption in 11.263 ms. Using CRT, it achieves nearly 2.6 times speedup comparing with our previous work. Since our previous RSA circuit [4] does not use CRT, the architecture is less complicated, the maximum frequency is higher and up to 447.027 MHz. If our circuit works on the same frequency, in theorem, we can achieve at most 4 times speedup by CRT based algorithm. However, our circuit works in 336.700 MHz. Thus the speedup is less than 4 times.
There are a number of literatures reported to implement RSA using FPGA as described in Section 2. Performances such as device, circuit size, frequency, execution time, throughput and scalability for 1024-bit RSA decryption are compared in Table 3 . Recall that in the RSA decryption, the modular exponentiation P = C E mod M is computed, where P and C are plain text and cypher text, respectively, and (E, M ) is a decryption key. In typical 1024-bit RSA decryption, the bit length of E and M is approximately 1024. Also, its execution time depends on the size of E and the number of 1's in E. In the execution time in Table 3 , the worst case means that all the 1024-bit of E are 1 and average case means that half of 1024-bit of E is 1. Blum et al. [3] implemented a high speed modular exponentiation circuit based on radix-2 4 using Montgomery multiplication. Comparing with proposed algorithm, it is not scalable and too many logic blocks are used without memory blocks or DSP blocks. Nakano et al. [16] implemented modular exponentiation by redundant number system and LUT. The scale of circuit is huge and scalability is not supported. However, the authors have used the embedded block RAMs and embedded Multipliers to achieve a high speed circuit. Suzuki used a pipeline structure whose registers are composed by logic blocks. Mazzeo et al. have shown that radix-2 based Montgomery multiplier can run in Digit-Serial way without memory blocks or DSP blocks [12] . Their circuit has a small scale, however nevertheless about 6 times larger than our circuit. They evaluated the performance using E = 2 17 + 1, which means that the size of E is only 18 bits long, and that there are only two bits in E set to 1, that is only the most significant bit and the least significant bit are 1. Such a small bit length is reasonable for encryption, but safe decryption typically requires lengths around 1024 bits. Under the same E = 2 17 + 1, our method outperforms Mazzeo et al. ' s by a factor of 33 times. Similar to the proposed architecture, Alho et al. implemented modular exponentiation using one DSP block in Digit Serial way [1] . However, their DSP block requires two multipliers, while only one is necessary in our solution. If we had used 2 multipliers, the two multiplications listed in the Algorithm 3 (lines 6 and 7) could have being computed in parallel, thus reducing the computation time. Our method is also faster in the average case, although a direct comparison is difficult due to the fact that Alho et al. used a different FPGA. Itoh et al. have used a DSP chip that is an LSI chip for digital signal processing, not an FPGA [11] . It is difficult to compare the performance to that of FPGA implementations directly. However, the DSP chip consists of two 16-bit multipliers and six ALUs. Since our implementation uses 1 DSP and 1 block RAM in each core, the performance is better than that of our implementation for one core. On the other hand, our multicore implementation is much better performance.
In our previous work [4] , we have presented an RSA encryption hardware using one DSP slice and one block RAM. In this work, introducing CRT to our previous work, we further accelerate RSA decryption. Also, optimizing the design of the circuit, the size of circuit in this work is less than that of previous one. However, since the circuit becomes complicated introducing CRT, the frequency is reduced from 447.027MHz to 336.700MHz.
In our circuit, since DSP48E1 slices and block RAMs are efficiently used, the size of our modular exponentiation circuit is very small. Also, the DSP48E1 works almost all the clock cycles shown in Section 5.1.2. Therefore we have achieved a quality performance with high execution frequency and our architecture could be said most optimal when only 1 multiplier is used. Also, since the architecture of our single core is so compact, we can implement multiple cores in parallel system easily. Thus, an extremely high throughput can be obtained by our system. For 1024-bit RSA decryption, the maximum throughput is up to 23.031Mbit/s.
Conclusion
This paper introduced the FDFM (Few DSP slices and Few block RAMs) approach for the FPGA design. In the FDFM approach multiple processor cores with few DSP slices and few block RAMs are used. We have proposed a hardware algorithm for CRT based RSA decryption using minimum logic units with maximized use of a DSP slice. Our hardware algorithm is close to optimal in the sense that running clock cycles is close to the lower bound of the number of multiplications involved in Montgomery multiplication. In other words, a multiplier in a DSP slice works during almost all the processing clocks. Our algorithm is evaluated in the latest Xilinx Virtex-6 family FPGA. Experimental result shows that our implementation performs in extremely high speed and 
